REISSUE PATENT APPLICATION TRANSMITTAL

								40	
ADDRESS TO: Assistant Commissioner for Patents					Attorney Docket No.		2818.	2818.1US (92-0399.1-RE)	
					First Named Inver	ntor	Micha	Michael B. Ball	
	Patent Application		Original Patent No. 5,291,061			061			
was	hington, D.C. 2022		Original Patent Is: (Month/Day/Y						
				Express Mail Lab	el No.	. EL413915105US			
l	N FOR REISSUE OF: ck applicable box)		⊠ Utilit	ty Patent	☐ Design Patent	□ Plan	t Patent		
,	APPLICATION EL	EMENT	S		ACCOME	PANYING	APPLIC	ATION PARTS	
1. ☐ Fee Transmittal Form (PTO/SB/56) (Submit an original, and a duplicate for fee processing) 2. ☐ Specification and Claims (amended, if appropriate) 3. ☐ Drawing(s) (proposed amendments, if appropriate) 4. ☐ Reissue Oath or Declaration (original or copy) (37 CFR 1.175)(PTO/SB/51 or 52) 5. Original U S Patent ☐ Offer to Surrender Original Patent (37 CFR 1.178) (PTO/SB/53 or PTO/SB/54) or ☐ Ribboned Original Patent Grant ☐ Affidavit/Declaration of Loss (PTO/SB/55) 6. Original U.S. Patent currently assigned? ☐ Yes ☐ No (If Yes, check applicable box(es)) ☐ Written Consent of all Assignees (PTO/SB/53 or 54)					 7. ☐ Transfer drawings from Patent File 8. ☐ Foreign Priority Claim (35 USC 119) (if applicable) 9. ☐ Information Disclosure Statement (IDS)/PTO-1449 C1tations 10. ☐ English Translation of Reissue Oath/Declaration (if applicable) 11. ☐ Small Entity ☐ Statement filed in prior application Statement(s) Status still proper and desired 12. ☐ Preliminary Amendment 13. ☐ Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. ☐ Other: 				
	.73(b) Statement \Box			SPONIDE	NCE ADDRESS		·		
		1		JI OIVDE		-			
☐ Customer N	umber or Bar Code La	bel	•••••			or 🛭 Co	rresponde	ence address below	
NAME	Brick G. Power								
NAME	TRASK, BRITT & I	ROSSA							
ADDDESS	525 South 300 East								
ADDRESS	P.O. Box 2550								
CITY	Salt Lake City		STATE	Utah		ZIP COI	DE .	84110	
COUNTRY	U.S.A.	TELEF	PHONE	(801) 5	32-1922		FAX	(801)531-9168	

PTO/SB/56 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Docket Number (Optional)

REISSUE APPLICATION FEE TRANSMITTAL FORM					2818.1US (92-0399.1-RE)					
		C	laims as Fi	led -	Part 1					
Claims in		Number Filed in		(3)		Small	Entity	[Other than a	a Small Entity
Patent For			Application	Nun	nber Extra	Rate	Fee		Rate	Fee
(A) 2 Total Cla (37 CFR 1.	16(j))	(B) 12	2	****	0 =	x \$=		or	x \$ =	0.00
(C) 2 Independent Claims (37 CF	- 1 1	(D) .	3	*	1 =	x \$=			x \$=	78.00
			Basi	c Fe	e (37 CFF	R 1.16(h))	\$			\$ <u>760.00</u>
	Total Filing Fee				\$		OR	\$838.00		
			ns as Amen	ded -	- Part 2					
Claims F After An	1) Remaining nendment		(2) Highest Numb Previously		(3) Extra Claims	Small E			Other than	a Small Entity
			Paid Fo	, ,	Present	Rate	Fee		Rate	Fee
Total Claims *** (37 CFR 1.16(j))	·	MINUS	**		* =	x\$=		or	x \$=	
Independent *** Claims (37 CFR 1.16(i))		MINUS	****		=	x \$=		01	x \$=	
* If the entry in (D) is less t					dditional	Fee	\$		OR	\$
** If the "Highest Number of Total Claims Previously Paid For" is less than 20, Write "20" in this space. **** After any cancelation of claims ***** If "A" is greater than 20, use (B -A); if "A" is 20 or less, use (B - 20). ***** Thighest Number of Independent Claims Previously Paid For" or Number of Independent Claims in Patent (C). Please charge Deposit Account No in the amount of A duplicate copy of this sheet is enclosed. The Commissioner is hereby authorized to charge any additional fees under 37 CFR 1.16 or 1.17 which may be required, or credit any overpayment to Deposit Account No 20-1469 A duplicate copy of this sheet is enclosed. A check in the amount of \$ 838.00										

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Under the Paperwon	(Reduction Act of 199:	o, no persor	ns are required	to resp	ond to a col	lection of infor	mation u	nless	it displays	sav	valid OMB control number	
REISSUE APPLICATION FEE TRANSMITTAL FORM							Dock	Docket Number (Optional)				
								318	.1US	(92	2-0399.1-RE)	
<u></u>		1	Claims as Fi	iled -					~			
Claims in	For		er Filed in		(3)	_	l Entity	1.9	Other tha	an a	a Small Entity	
Patent			Application	Num	nber Extra	a Rate	Fee	1_	Rate	3	Fee	
(A) 2	Total Claims (37 CFR 1.16(j))		.2	****	0 =	= x \$=	=	or	x\$_18	_=	0.00	
(C) 2	Independent Claims (37 CFR 1.16(i))	(D)	3	<u> </u>	1 =	× \$ =	=	5	×\$_78	=	78.00	
			Basi	ic Fed	ə (37 CF	R 1.16(h))	\$				\$ <u>760.00</u>	
					iling Fee	3	\$		OR		\$838.00	
			ns as Amen	ided ·	- Part 2							
	(1) Claims Remainin After Amendmen	ig nt	(2) Highest Nur Previousl	sly	(3) Extra Claims	Small E					a Small Entity	
		4	Paid For	"	Present	Rate	Fee	<u>L</u>	Rate	<u>, </u>	Fee	
Total Claims (37 CFR 1.16(j))	***	MINUS	***		*	x \$=		or	x \$	_=		
Independent Claims (37 CFR 1.16(MINUS			=	x \$=			x \$	_=		
	D) is less than the e				Additional	l Fee	\$		OR		\$	
*** If the "Highest Number of Total Claims Previously Paid For" is less than 20, Write "20" in this space. **** After any cancelation of claims ***** After any cancelation of claims ***** If "A" is greater than 20, use (B -A); if "A" is 20 or less, use (B - 20). ***** "Highest Number of Independent Claims Previously Paid For" or Number of Independent Claims in Patent (C). Please charge Deposit Account No in the amount of A duplicate copy of this sheet is enclosed. The Commissioner is hereby authorized to charge any additional fees under 37 CFR 1.16 or 1.17 which may be required, or credit any overpayment to Deposit Account No												
10/22/ Date	<u>99</u>		BR3	<u>(CK</u> Signa	G. POW	<i>NOV</i> Applicant, A WER yped or pri		_		of	Record	

14

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Ball

U.S. Patent No.: 5,291,061

Issued: March 1, 1994

For: MULTI-CHIP STACKED DEVICES

Attorney Docket No.: 2818US

CERTIFICATE OF MAILING

Thereby certify that this people of for of inglight and one intents retended to or identified as serious of or process, as bound

referred to or identified as a entire of or encise to a build deposited with the United States Postal Service

as First Class Mail (under 37 C.F.R. §1.8(a))

a ci denosii shorm below with a sica

"Express Hall Post Office to Addressee" service (under 37 C.F.R. §1.10)

1959 Mail Mailing Label Number: EM083912630US

neshington, D.C. 23231.
02/29/96 Matheur R All

Mathew R. Allen

tice name or purson whose signature is

الاد الماسط الماسان

ASSENT OF ASSIGNEE TO REISSUE

Assistant Commissioner of Patents BOX PATENT APPLICATIONS Washington, D.C. 20231

Sir:

The undersigned assignee of the entire interest in U. S. Patent 5,291,061 hereby assents to the accompanying application for reissue of U.S. Patent 5,291,061.

Pursuant to 37 C.F.R. § 3.73, the undersigned representative of the Assignee has reviewed the evidentiary documents, specifically the Assignment to Micron Technology, Inc. recorded on April 6, 1993, at Reel 6513, Frames 0762-0764, and certifies that to the best of his knowledge and belief, title remains in the name of Micron Technology, Inc.

MICRON TECHNOLOGY, INC.

Date: 2 -26 - 96

W. Bryan Farney

Vice President & General Counsel

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Reissue Application of:

Ball

U.S. Patent No.: 5,291,061

Issued: March 1, 1994

For: MULTI-CHIP STACKED DEVICES

Attorney Docket No.: 2818US

CENTRUCITT OTMARKING

thereby certify that this por machine of the military of the onto time in the selectification and the most difference across a with the limit of all termostal densities Corporation as a mile

as First Class Mail (under 07 C.F.A. §1.8(a))

"Express Mall Post Office to Addresses" service (under 37 C.F.R. §1.10)

, 4 tess Mail Meiling Label Number: EM083912630US

to of Canasit shown below with ameliciant pa

02/29/96

a Coster to the Constituation of Partition of Lashington, D.C. 20231. wha e de la colonia. La colonia de la colonia d

Mathew R. Allen

the name of person whose significant is:

OFFER TO SURRENDER

Assistant Commissioner of Patents **BOX PATENT APPLICATIONS** Washington, D.C. 20231

Sir:

The undersigned applicant of the accompanying reissue application of Letters Patent for "Multi-Chip Stacked Devices", U. S. Patent 5,291,061, granted March 1, 1994, of which Micron Technology, Inc. is now sole owner by assignment, and on whose behalf and with whose assent the accompanying application is made, hereby offers to surrender said Letters Patent.

Pursuant to 37 C.F.R. § 3.73, the undersigned representative of the Assignee has reviewed the evidentiary documents, specifically the Assignment to Micron Technology, Inc. recorded on April 6, 1993, at Reel 6513, Frames 0762-0764, and certifies that to the best of his knowledge and belief, title remains in the name of Micron Technology, Inc.

MICRON TECHNOLOGY, INC.

Date: 2-26-96

W. Bryan/Farney

Vice President & General Counsel

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael B. Ball

Serial No.: Not Yet Assigned

Filed: October 22, 1999

For: MULTI-CHIP STACKED DEVICES

Examiner: Unknown

Group Art Unit: Unknown

Attorney Docket No.: 2818.1US

(92-0399.1-RE)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL413915105US

Date of Deposit with USPS: October 22, 1999
Person making Deposit: Jared Turner

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Please revise the above-identified application as follows:

IN THE SPECIFICATION:

Please amend the specification as follows:

Column 1, line 11, insert the following paragraph:

--Cross Reference to Related Application: This reissue application is a continuation of reissue application Serial No. 08/610,127, filed February 29, 1996, pending; which is a reissue application of U.S. Patent No. 5,291,061, dated March 1, 1994.--

Attorney Docket: 2818.1US (92-0399.1-RE)

IN THE CLAIMS:

Please amend claims 1 and 2 as follows:

- 1. (Amended) A multiple-die, low-profile semiconductor device comprising:
- a. a lead-frame paddle supported by a lead frame;
- b. a controlled, first, thin-adhesive layer of about 0.001 inches affixing a first die above the paddle;
- c. a plurality of thin wires having a first low-loop wire bond to a plurality of first [diebonding] die-bonding pads, said first wire bond having a wire height above the [bonding pad] first die-bonding pads of about 0.006 inches, and a second wire bond to a plurality of adjacent lead-frame lead fingers;
- d. a second thin-adhesive layer of about 0.008 inches affixing a second die above the first die;
- e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
- f. two additional dies affixed above the second die by additional subsequent layers of adhesive of about 0.008 inches and having additional thin wires bonded to additional bonding pads and lead fingers; and
- g. an [encapsulated] encapsulation layer surrounding all dies, adhesive layers, and thin wires wherein a total encapsulated_package height is about 0.110 inches.
- 2. (Amended) A multiple-die, low-profile semiconductor device comprising:
- a. a lead-frame paddle supported by a lead frame;
- b. a controlled, first, thin-adhesive layer of about 0.001 to 0.005 inches affixing a first die above the paddle;

- c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads, said low-loop wire [ball] bond having a wire height above the first die-bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
- d. a second thin-adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
- e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
- f. an [encapsulated] encapsulation layer surrounding all die adhesive layers and thin wires wherein a total encapsulation-layer height is about 0.070 inches.

REMARKS

No new matter has been added. The Applicant requests entry of the foregoing amendment prior to examination of the application on the merits.

Respectfully submitted,

Brick G. Power

Registration No. 38,581

Attorney for Applicant

TRASK, BRITT & ROSSA

P. O. Box 2550

Salt Lake City, Utah 84110-2550

Telephone: (801) 532-1922

Date: October 22, 1999

BGP/ps:djp

N:\2269\2818.1\PRELAMD

MULTI-CHIP STACKED DEVICES

FIELD OF THE INVENTION

This invention relates to a multiple die module that has a thickness the same or less than a standard package but has two or more stacked die, thereby increasing device density.

BACKGROUND OF THE INVENTION

Semiconductor devices are typically constructed en masse on a silicon or gallium arsenide wafer through a process which comprises a number of deposition, masking, diffusion, etching, and implanting steps. When the devices are sawed into individual rectangular units, 15 each takes the form of an integrated circuit (IC) die. In order to interface a die with other circuitry, it is (using contemporary conventional packaging technology) mounted on a lead frame paddle of a lead-frame strip which consists of a series of interconnected lead frames, 20 typically ten in a row. The die-mounting paddle of a standard lead frame is larger than the die itself, and it is surrounded by multiple lead fingers of individual leads. The bonding pads of the die are then connected one by one in a wire-bonding operation to the lead frame's lead 25 finger pads with extremely fine gold or aluminum wire. Following the application of a protective layer to the face of the die, it, and a portion of the lead frame to which it is attached, is encapsulated in a plastic material, as are all other die/lead-frame assemblies on the lead- 30 frame strip. A trim-and-form operation then separates the resultant interconnected packages and bends the leads of each package into the proper configuration.

In the interest of higher performance equipment and lower cost, increased miniaturization of components 35 and greater packaging density have long been the goals of the computer industry. IC package density is primarily limited by the area available for die mounting and the height of the package. Typical computer-chip heights in the art are about 0.110 inches. A method of 40 increasing density is to stack die or chips vertically.

U.S. Pat. No. 5,012,323, issued Apr. 30, 1991, having a common assignee with the present application, discloses a pair of rectangular integrated-circuit dice mounted on opposite sides of the lead frame. An upper, 45 smaller die is back-bonded to the upper surface of the lead fingers of the lead frame via a first adhesively coated, insulated film layer. The lower, slightly larger die is face-bonded to the lower surface of the lead extensions within the lower lead-frame die-bonding region 50 via a second, adhesively coated, insulative, film layer. The wire-bonding pads on both upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum wires. The lower die needs to be slightly larger in order that the die pads are 55 accessible from above so that gold wire connections can be made to the lead extensions (fingers).

U.S. Pat. No. 4,996,587 (referred to hereafter as '587) shows a semiconductor chip package which uses a chip carrier to support the chips within a cavity. The chip 60 carrier as shown in the figures has a slot that permits connection by wires to bonding pads which, in turn, connect to the card connector by conductors. An encapsulation material is placed only on the top surface of the chip in order to provide heat dissipation from the 65 bottom surface when carriers are stacked.

A Japanese Patent No. 56-62351(A) issued to Sano in 1981 discloses three methods of mounting two chips on a lead frame and attaching the pair of semiconductor chips (pellets) to a common lead frame consisting of: method 1 two chips mounted on two paddles;

method 2 one chip mounted over a paddle and one

below not attached to the paddle; and method 3 one chip attached above and one chip attached below a common paddle.

The chips are apparently wired in parallel as stated in the "PURPOSE" of Sano.

The chips of patent '587 are also apparently wired in parallel by contacts on the "S" chips which contact the connection means.

It is the purpose of this invention to provide multiple stacked dies assembled in a special vertical configuration such that as many as four encapsulated dies will have a height no greater than existing 0.110-inch high dies and also have a separate lead and lead finger for each die pad connection.

20 SUMMARY OF THE INVENTION

The invention generally stated is a multiple-die lowprofile semiconductor device comprising:

a lead-frame paddle supported by a lead frame;

25 a controlled, first, thin-adhesive layer affixing a first die above the paddle;

a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads and a second wire bond to a plurality of adjacent leadframe lead fingers:

a second thin-adhesive layer affixing a second die above the first die;

a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;

additional dies affixed above the second die, by additional subsequent layers of adhesive and having additional thin wires bonded to addition bonding pads and lead fingers; and

40 an encapsulated layer surrounding all dies, adhesive layers, and thin wires.

Other objects, advantages, and capabilities of the present invention will become more apparent as the description proceeds.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be better understood and further advantages and uses thereof may become more readily apparent when considered in view of the following detailed description of exemplary embodiments, taken with the accompanied drawings, in which:

FIG. 1 is a partial plan view of the stacked die, lead fingers, and bonded wires of the present invention; and FIG. 2 is a side elevation taken through lines 2—2 of FIG. 1 showing a four die stacking.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIG. 1, the stacked die device 10 is shown priof to encapsulation disclosing the top die 12 mounted the paddle 14 and other dies 16, 18, and 20 (FIG. 2) which are adhesively connected to each other by a controlled-thickness thermoplastic-adhesive layer at 22. Thermoplastic indicating the adhesive sets at an elevated temperature. The group of four dies are attached to the paddle 14 by a controlled thin-adhesive layer 24.

Each of the die bonding pads 26 in double rows are electrically connected to multiple lead fingers 28A, 28B, 28C...28N by thin (0.001 inch) gold or aluminum wires 30A, 30B, 30C...30N; gold being the preferred metal. For clarity, only part of the 18 bonding pads, 5 wires, and fingers are shown. The critical bonding method used at the die end pad 26 is an ultrasonic ball bond as named by the shape of the bond as at 32. This first-installed bond and formed gold wire are low-loop wire bonds as seen at critical dimension 34, as will be 10 described later.

The other end of gold wires 30 are attached to the lead fingers by a wedge bond 36, which is also an ultrasonic bond, indicating the use of ultrasonic energy to heat the wire 30 as it is compressed against the lead 15 finger 28. The wedge bond is not used on the die because the bonding machine contacts the bonding surface and could damage this critical surface. The lead fingers may be formed upward as at 38 to permit the use of shorter wires 30.

Paddle 14 which supports the stack is attached to the lead frame typically at four corners as at 40 and also typically, in this application, would have a downset from the lead frame and lead fingers 28 as at dimension 42. The stack is finally encapsulated by a plastic or 25 ceramic at 44.

A dimensional analysis is provided by referring to FIG. 2.

By careful control of layer thicknesses, it is possible to fabricate a four-stack die device having an overall 30 height 46 of about 0.110 inches which is the same height as a current single die. Starting at the bottom, the encapsulation thickness 48 is between 0.010 and 0.012 inches. The paddle 74 thickness 50 can be between 0.005 and 0.010 inches and is a matter of choice. The controlled 35 adhesive-layer thickness 52 can be from 0.001 to 0.005 inches. The individual dies 20, 18, 16, and 12 each have a thickness 54 of 0.012 inches and the critical controlled, adhesive-layer thicknesses 56 between each die are between 0.008 and 0.010 inches. These thin layers have to 40 be slightly greater than the low-loop wire dimension 34, which is about 0.006 inches. Finally, the top encapsulation thickness 58 is between 0.010 and 0.012 inches so as to cover the top loop.

Thus, it can be seen by carefully controlling and 45 minimizing the adhesive layer thicknesses 56, the top and bottom encapsulation thicknesses 48 and 58, and the paddle adhesive layer 52 that it is possible to have an overall height between 0.108 and 0.110 inches overall for the four-stack die.

If the looser tolerances were used for a two-stack die, the height at 60 would be between 0.058 and 0.073 inches and for a three-die stack it would be from 0.078 to 0.100 inches.

The fabrication of these two or four-stack die devices, necessarily, has to be from the bottom up, since it is not possible to form the die pad wire ball bond 32 on the lower dies 16, 18, and 30, if the four dies are already stacked. This is due to the overhead space required by the wire bond machine.

The die pads 26 of each die can be each connected to an individual lead finger 28 or the dies can be wired in parallel. The former configuration would, therefore, require (for a four die stack) something less than $4 \times 18 = 72$ leads, while parallel connections would require something on the order of 22 or more pins, depending on the type of devices and system requirements. The final packages can be in the form of a small outline J-leaded (SOJ) package, a dual in-line package (DIP), a single in-line package (SIP), a plastic leaded chip carrier (PLCC), and a zig-zag in-line package (ZIP).

While a preferred embodiment of the invention has been disclosed, various modes of carrying out the principles disclosed herein are contemplated as being within the scope of the following claims. Therefore, it is understood that the scope of the invention is not to be limited except as otherwise set forth in the claims.

What is claimed is:

25

√1. A multiple-die low-profile semiconductor device comprising:

a. a lead-frame paddle supported by a lead frame;

b. a controlled, first, thin-adhesive layer of about
 0.001 inches affixing a first die above the paddle;

- c. a plurality of thin wires having a first low-loop wire bond to a plurality of first diebonding pads, said wire bond having a wire height above the bonding pad of about 0.006 inches, and a second wire bond to a plurality of adjacent lead-frame lead fingers;
- d. a second thin-adhesive layer of about 0.008 inches affixing a second die above the first die;
- e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
- f. two additional dies affixed above the second die by
 additional subsequent layers of adhesive of about
 0.008 inches and having additional thin wires
 bonded to additional bonding pads and lead fingers;
 and
- g. an encapsulated layer surrounding all dies, adhe40 / sive layers, and thin wires wherein a total encapsulated-package height is about 0.110 inches.
 - 1/2. A multiple-die low-profile semiconductor device comprising:
 - a. a lead-frame paddle supported by a lead frame;
- b. a controlled, first, thin-adhesive layer of about 0.001 to 0.005 inches affixing a first die above the paddle;
- c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads,
 said low-loop wire ball bond having a wire height above the bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
- d. a second thin-adhesive layer of about 0.008 to 0.010
 inches affixing a second die above the first die;
 - e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
- f. an encapsulated layer surrounding all die adhesive layers and thin wires wherein a total encapsulationlayer height is about 0.070 inches.

- A method for fabricating a multiple-die, low-profile semiconductor device, comprising:
 - <u>a.</u> <u>providing a lead frame having a lead frame paddle and a plurality of lead fingers;</u>
 - <u>b.</u> <u>affixing to said paddle a first die having a plurality of first die-bonding pads:</u>
 - c. connecting bond wires between each of said plurality of first die-bonding pads and corresponding lead fingers of said plurality of lead fingers by way of a low-loop wire bond on each of said plurality of first die-bonding pads and a wire bond on each of said corresponding lead fingers;
 - d. affixing to said first die, following said connecting bond wires, a second die having a plurality of second die-bonding pads;
 - e. connecting bond wires between each of said plurality of second


 die-bonding pads and corresponding lead fingers of said plurality of lead fingers by way of


 a low-loop wire bond on each of said plurality of second die-bonding pads and a wire

 bond on each of said corresponding lead fingers; and
 - <u>f.</u> <u>affixing two additional dies above said second die.</u>
- 4. The method of claim 3, further comprising encapsulating all dies and bond wires with an encapsulation layer having a height of about 0.110 inches.
- 5. The method of claim 3, wherein die-bonding pads of said first plurality of die-bonding pads are connected to said corresponding lead fingers of said plurality of lead fingers in parallel with die-bonding pads of said second plurality of die-bonding pads.
- 6. The method of claim 3, wherein die-bonding pads of said first plurality of die-bonding pads and die-bonding pads of said second plurality of die-bonding pads are each connected to individual ones of said plurality of lead fingers.

- 7. The method of claim 3, wherein said providing comprises providing a lead frame having a downset lead frame paddle and a plurality of lead fingers upset relative to said downset lead frame paddle.
- 8. The method of claim 3, wherein said connecting bond wires between each of said first and second pluralities of die-bonding pads and corresponding ones of said lead fingers comprises forming said low-loop wire bonds on each of said die-bonding pads to be ball bonds.
- 9. The method of claim 3, wherein said connecting bond wires between each of said first and second pluralities of die-bonding pads and corresponding ones of said lead fingers comprises forming said wire bonds on each of said corresponding lead fingers to be wedge bonds.
- 10. The method of claim 3, wherein said affixing said first die to said lead frame paddle comprises disposing a layer of adhesive between said lead frame paddle and said first die.
- 11. The method of claim 10, wherein said disposing said layer of adhesive comprises forming said layer of adhesive to be about 0.001 inches thick.
- 12. The method of claim 3, wherein said affixing said second die to said first die comprises disposing a layer of adhesive between said first die and said second die.

N:\2269\2818.1\Reissue Continuation Claims.wpd







PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Docket Number (Optional)

REISSUE APPLICATION DECLARATION BY THE INVENTOR	2818.1US (92-0399.1-RE)
As a below named inventor, I hereby declare that: My residence, post office address and citizenship are stated below next I believe I am the original, first and sole inventor (if only one name is lis and joint inventor (if plural names are listed below) of the subject matter in patent number	sted below) or an original, first or which is described and claimed 1994 , and for which a
the specification of which	
is attached hereto.	
was filed on as reissue application no and was amended on (If applicable)	umber /
I have reviewed and understand the contents of the above identified spas amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to pate 37 CFR 1.56. I verily believe the original patent to be wholly or partly inoperative or in below. (Check all boxes that apply.)	entability as defined in
by reason of a defective specification or drawing.	
x by reason of the patentee claiming more or less than he had the r	right to claim in the patent.
by reason of other errors.	
At least one error upon which reissue is based is described as follows:	

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.5 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



PTO/SB/51 (12-97)
Approved for use through 9/30/00. OMB 0651-0033
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(REISSUE APPLI	CATION DECLARATION BY THE	INVENTOR,	page 2)	Number (O	optional) 92-0399.1-RE)					
applicant. As a	ted in this reissue application a named inventor, I hereby appoi and transact all business in the	nt the follow	ing attorney	ive intent (s) and/o	tion on the	e part of the to prosecute				
Name(s) Joseph A.		n Number 28								
James R.	Duzan	<u>28</u>	,765 ,393		·					
Brick G.			,581							
Michael L	. Lynch		,871							
Correspondence A	Address: Direct all communications		_							
Customer Nu	mber		\rightarrow	1		Number Bar				
OR	Type Customer Number	er here		Code	Label here	,				
Firm or Individual Name	Brick G. Power, TRAS	SK, BRIT	Γ & ROSSA							
Address	P.O. Box 2550									
Address		*								
City	Salt Lake City		State	UT	ZIP	84110				
Country	U.S.A.									
Telephone	801-532-1922		Fax	801_5	31-9168)				
application, any pai		to which this	its may jeopal declaration is	dize the v	ralidity of th	ne				
Residence Rojac	The orange	Date	1	2/6						
Post Office Address	e, Idaho 83704	City	Citizenship							
	Pembrook Drive	i	U.S.A.							
Full name of secon	d joint inventor (given name, family	/ name)								
Inventor's signature		Date								
Residence		Citize	Citizenship							
Post Office Address	}									
Full name of third jo	int inventor (given name, family na	ame)								
Inventor's signature		Date								
Residence		Citize	nship							
Post Office Address	1644 tr	<u> </u>			······································					
Additional joint	inventors are named on separately	/ numbered s	sheets attache	ed hereto.						